Please use this identifier to cite or link to this item:
http://dspace.univ-bouira.dz:8080/jspui/handle/123456789/9428
Title: | A probabilistic and timed verification approach of SysML state machine diagram |
Authors: | Bennouar, Djamal |
Issue Date: | 28-Apr-2015 |
Publisher: | Université Akli Mouhand Oulhadj-Bouira |
URI: | http://dspace.univ-bouira.dz:8080/jspui/handle/123456789/9428 |
Appears in Collections: | Articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
07245001.pdf | 2,76 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.